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This is the final report  for the six-month study phase of contract 
NAS8-20594 and covers the six-month period beginning 11 March 1966 
and ending 11 September 1966. 
2.0 REVIEW OF OBJECTIVES 
The objective of this program is to determine the interface problems 
which exist between and within plated wire  memories and MOS memory 
electronics, with an ultimate view of reducing the total number of such 
interfaces. 
3 . 0  INTRODUCTION 
Metal oxide semiconductor (MOS) integrated circuitry has been heavily 
investigated a s  a means of producing low cost, low power, highly reliable 
digital computer logic circuits. 
Plated w i r e  elements have been investigated in a s imilar  manner to pro- 
duce the identical goals within the memory area.  
While these separate efforts have proven successful, the large gray a rea  
of memory electronics remained untouched. 
thoroughly investigated during the study phase of this contract and it has 
been shown feasible to design the memory electronics with MOS devices. 
A spaceborne computer constructed of MOS circuitry and a plated wire 
memory can provide considerable improvement in reliability over present 
day computers. 
This interface a rea  has been 
The interface problems between plated wire memories and MOS devices 
were determined, and solutions to these problems investigated and 
evaluated. The most important interface a reas  are: 
1. Package compatibility between the plated wire  stack and the 
MOS devices. 
2. Interconnection of the memory and MOS devices. 
3. Interconnection of the various MOS functional blocks. 
1 
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4. Total reduction of interfaces and interface connections. 
5. Manufacturing compatibility of the plated w i r e  and the MOS 
devices. 
6. Power and speed requirements. 
Each of these a reas  is discussed in detail in the following sections of 
this report. 
Brief descriptions of the plated wire element and the MOS devices are 
contained in the  following paragraphs. 
3. 1 Plated W i r e  
A plated w i r e  memory element consists of a plated w i r e  with an orthogonal 
current drive strap, as shown in Figure 1. Since the magnetic film has 
a preferred orientation of magnetization in the circumferential o r  easy 
direction, and exhibits a rectangular hysteresis loop, the two remanent 
storage states are  oriented either clockwise or counterclockwise. 
the axial o r  hard direction, the magnetization is reversible and linear. 
In 
During the READ mode a current passed through the word s t rap  produces 
a field which is parallel to the hard axis. 
remanent magnetization from its circumferential direction into alignment 
with the hard axis thereby inducing a voltage in the bit w i r e ,  which func- 
tions as a sense line during the read operation. 
induced voltage is dependent upon the direction of the remanent state. 
When the word field is less than t h e  film anisotropy, Hk, the removal of 
the word current w i l l  permit the magnetization vector to fall back to its 
original position. 
This field rotates the stored 
The polarity of the 
This constitutes a nondestructive readout (NDRO). 
The conditions necessary for magnetization reversa l  by the application 
of circumferential and axial fields to result  in an NDRO memory may be 
understood by referring to Figure 2. This figure is the Stoner-Wohlfarth 
astroid(') a s  corrected for the existing conditons of nonpure rotational 
switching. Outside the astroid, reversible switching occurs. In between 
a r e  areas where the switching mechanism is not clearly defined, and the 
extent of this area is a measure of the quality of the film. 
the area,  the better the film. 
components (hw and hb) of the applied field H must each be within the 
NDRO zone, and the i r  simultaneous vector sum must a lso not exceed the 
inner curve of the astroid. 
The smaller 
For NDRO operation, the orthogonal 
Not shown in Figure 2 are the effects of 
2 
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MAGNETIZATION VECTOR-ZERO 
STORED-REST POSIT10 
MAGNETIZATION VECTOR-ZERO 
TO RED-PO SIT K)N 
URlNG WORD PULSE 
HARD DIRECTION 
WORD OF MAGNETIZATI 
CURRENT 
STORED-REST POSITION 
MAGNETIZATION VECTOR-ONE 
DURINC WORD PULSE 
STORED-POSITION 
FIGURE 1. INFORMATION STORED ON PLATED WIRE 
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FIGURE 2 .  STONER-WOHLFARTH ASTROID 
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I 
skew and dispersion which occur to some extent with all films. Skew is 
the te rm used for the angle between the easy axis distribution median 
value and some reference direction, while angular dispersion re fers  to  
the angular dispersion around this median. 
undesirable, and in effect reduce the effective working area for reversible 
switching. 
Both these effects are 
The output of a single plated wire  bit is shown in Figure 3. 
During the WRITE mode the bit current produces a circumferentially 
oriented field. This field, when applied in coincidence with the word 
field, wil l  incline the magnetization in an axial magnitude and polarity 
of the bit field. Subsequent removal of the word field aligns the net 
magnetization in the proper bit field direction. The removal of the bit 
field then completes the wri te  cycle. 
Figure 4 illustrates the wr i t e  switching cycle using the idealized hyster- 
e s i s  loops of the easy and hard directions. The outer large loop results 
f rom solely applying a bit current, and is the easy direction loop. The 
inner l inear curve results from the application of only an axial o r  word 
field. The remaining third curve represents the magnetization charac- 
ter is t ics  when both an axial and circumferential field are applied. 
Assuming an initial condition of remanence at point 1 , a circumferential 
bit field (Hb), less than the disturb value (Hd), is applied resulting in a 
flux change to point 2. With the addition of an axial field (Hw), l ess  than 
the film anisotropy field (Hk), the magnetization vector is inclined in a 
direction established by the resultant field (Hr). This is indicated by a 
flux change to point 3 on the inner loop. 
the magnetization in the circumferential direction established by the 
bit field, and is shown as point 4 on the easy direction loop. 
the circumferential field is removed and point 5 represents the new 
remanent flux state. 
described in an identical manner. 
Removal of the axial field aligns 
Subsequently, 
Flux reversal  from point 5 to  point 1 can be 
3 . 2  MOS Devices 
Switching circuits are normally designed with enhancement mode MOS 
transistors.  
therefore, they act a s  on-off switches and require only a single supply 
voltage. 
These devices are normally off with zero gate voltage; 
5 
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SWITCH I NG CURRENT & VOLTAGE OUTPUT: 
1 B I T :  PLATED WIRE 
10 - WORD CURRENT: ma 
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Vg - VOLTAGE OUTPUT: rnv 
5 mv/D IV IS1 ON 
FIGURE 3 .  CURRENT AND VOLTAGE O U T P U T  
OF PLATED WIRE 
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Figure 5a shows the cross-section of a single MOS transistor. 
of a block of N type silicon called the "body)' o r  
P+ impurities have been diffused in two parallel s t r ips  called, respec- 
tively, the ' 'sourcef'  and the "drain". In operation, an induced P-region 
known as the "channel" connects source and drain. The surface of the 
silicon is covered by a protective layer of silicon dioxide formed during 
the silicon planar process and etched away along the longitudinal axes 
of the source and drain, exposing the silicon beneath. Metallic contacts 
a r e  deposited over the exposed silicon area  in the source and drain. 
The "gate" is a metallic conductor deposited over the oxide between the 
source and drain and separated from the source, drain,  and substrate 
by the oxide. 
It consists 
I '  substrate", into which 
If the gate, source, and substrate a r e  grounded and a negative voltage 
is applied to the drain, no current wil l  flow between source and drain 
since the drain-to-body P - N  junction is reverse-biased. A s  a result, 
the source and drain a r e  isolated from each other. 
ative voltage is also applied to the gate, electrons a r e  repelled from the 
surface region of the silicon immediately beneath the gate and holes a r e  
attracted to it. A s  the gate-to-source voltage, VGS, becomes more 
negative, this surface region finally changes o r  inverts", becoming 
P-type instead of N-type. 
provides a path for conduction of the charge c a r r i e r s  between the source 
and drain so that, i f  t h r  drain voltage is made appreciably more negative 
than the source, current flows from source to drain. Before the surface 
can be inverted to form a channel, the gate voltage must reach a certain 
threshold value VT sufficient to neutralize surface charges. 
processing can achieve a VT of approximately -5V. 
terist ics of a typical MOS FET a r e  shown in Figure 5b. 
However, if a neg- 
11 
This inverted region, called the "channef', 
Typical 
Turn-on charac- 
A s  the gate voltage VGS becomes more negative than VT, the channel 
depth-- and hence conduction-- increases. 
behaves l ike  a normal ohmic resistance, and the device operates in the 
linear region of its characteristic curve (Figure 5c), where the drain- 
to-source current IDS is proportional to the drain-to-source voltage VDS. 
A s  VDS becomes more negative, however, the current eventually levels 
off o r  "saturates". 
independent of the drain- to- source voltage. 
Fo r  low currents,  the channel 
The magnitude of current  flow is now relatively 
Depletion mode MOSTs operate in a similar manner except for the 
condition of zero gate voltage. 
MOST is turned on and conducts a finite value of drain current. 
due to the method of fabrication; a channel is formed in the device during 
Under this condition, the depletion mode 
This is 
8 
NAS8 - 2 0 5 94 
O X I D E  
I 
CH 
SOURCE ALUM I NUM 
\ CATF nPA I U 
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DRAIN CHARACTERISTICS AT 25'C 
Vm (VOLTS) 
FIGURE 5 .  CROSS-SECTION O F  MOS TRANSISTOR 
AND ASSOCIATED CHARACTERISTIC CURVES 
9 
NAS 8 - 2 0 5 94 
the manufacturing process. 
gate in order to reduce the drain current to zero. This reverse  bias 
causes the cross-sectional a rea  of the channel to be reduced to zero; 
hence the source and drain regions become back-to-back diodes and 
only diode leakage current is present. 
certain characteristics which make it more useful as an amplifier. 
It becomes necessary to reverse  bias the 
The depletion mode device has 
The more detailed characteristics of both the enhancement mode and 
the depletion mode MOSTs are discussed in other sections of this report. 
4 .0  SUMMARY 
A comparison of address selection methods using MOS transis tors  was 
made. 
drivers were used for each line. The complete selection circuitry and 
the associated word drivers a r e  located on the same memory plane a s  
the word lines , hence reducing the stack interconnections considerably. 
The interconnections were  minimum where individual word 
The circuitry interfacing with the plated w i r e  elements w a s  investigated 
extensively, 
circuits. 
switching device were analyzed in t e rms  of its geometry and operating 
parameters. 
improvement in geometry and processing of the MOS transistor could 
enable it to be used effectively as a word dr iver  for a plated wire mem- 
ory element. 
This consisted of the word driver and sense amplifier 
The limitations of the MOS transistor a s  a high current 
Data were presented to demonstrate that the projected 
The detailed analysis of an all-MOST differential amplifier was  performed 
to determine its limitations a s  a memory sense amplifier. The common 
mode rejection capability, utilizing present devices, does not appear to 
be sufficient for  large common mode voltages, although the future fabri- 
cation of devices with better control of gm and rd w i l l  certainly show 
considerable improvement. 
Both the word driver and the sense amplifier functions can be accom- 
plished with MOS devices as wil l  be demonstrated by the feasibility 
memory to be fabricated during the next phase of the contract. 
The reduction of interfaces within a monolithic MOST logic function was 
investigated. Interconnections and crossovers  are accomplished by the 
10 
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utilization of common diffused regions, diffused "tunnels", and multilayer 
conductors. 
and insulation of conductors was  investigated also. 
tion of interconnection interfaces can be accomplished by the utilization 
of monometallic interconnection systems. 
approaches appear to  be either an all aluminum system or an all gold 
system. 
of the interconnection concepts developed under a separate contract for 
use in the MICPAK packaging technique. 
Materials and techniques for performing the interconnection 
An additional reduc- 
The two most promising 
Interface interconnections a r e  fu r the r  reduced by the utilization 
The complete selection circuitry for 1 6  word dr ivers  was  designed and 
a possible chip layout configuration investigated. The selection circuit 
consists of a four-stage F/F address register, decoding logic, word 
drivers,  and clock circuits. 
The fabrication processes of single type MOSTs, and combinations of 
MOSTs and bipolar t ransis tors  were investigated. The major process 
s teps  are outlined within the text of this report. A s  the number of types 
of devices increases, the complexity of the fabrication processes also 
increases. The plated wire manufacturing process is discussed briefly, 
showing the nonexistence of any manufacturing incompatibilities between 
MOS Devices and plated wires .  
The advantages of complementary MOST logic circuitry were investigated. 
The major advantages over single type MOSTs are a significant increase 
in operating speed and a considerable reduction in power dissipation. 
The cycle time of a 1, 000-word plated wire  memory utilizing P channel 
logic and N channel amplifier MOSTs w a s  calculated to be 2. 5 micro- 
second with a power dissipation of approximately 45 watts. 
5.0 PACKAGE COMPATIBILITY BETWEEN THE MEMORY AND THE 
MOS DEVICES 
The plated wire memory elements and the MOS functional blocks a r e  physi- 
cally smaller than ferr i te  toroids and discrete t ransis tors  hence, they 
can be very compatible when contained in the same package. During the 
course of the study phase of this contract, no aspects of the overall 
package revealed any incompatibilities between the memory and the MOS 
devices. 
cussed in more detail in the following paragraphs. 
The memory organization and package configuration is dis- 
11 
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Several approaches to the memory organization were discussed in the 
third monthly report. 
Figure 6. 
tration. 
groups. 
1 6  selection circuits. 
select  the individual selection circuit. 
contains a five-bit storage register, a decoding tree,  and 32 word 
dr iver  MOSTs. 
of the normal selection diode. 
o ry  words and al l  the associated selection circuitry. 
multilayer board for each stack which contains the timing and control, 
module select, sense amplifiers, bit drivers,  and any necessary buffer 
circuitry required between the memory and processor. 
The most efficient organization is shown in 
A 512-word 28-bit (26 active and 2 spares) i s  used for illus- 
The nine address bits from the processor a r e  broken into two 
The five lower bits are used for word selection in each of the 
The remaining four bits a r e  decoded and used to  
Each selection circuit module 
Each word line has its own word driver device instead 
Each complete plane contains 128 mem- 
There is one 
The size of the memory stack is dictated by the following parameters: 
1. 
2. 
3. 
4. 
5. 
6. 
Sense wire spacing 
Word line size and spacing 
Sense line replaceability 
Memory word expansion 
External interface requirements 
Grounding r e  quire ment s . 
The solution to the optimization of these parameters  led to  the design of 
a multilayer memory plane on each side of two multilayer substrate 
boards as in Figure 7. The substrate boards a r e  hinged on the frame to 
provide direct accessibility to the MOS functional blocks and sense wi re s .  
12  
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6.0 INTERCONNECTIONS OF MEMORY TO MOS DEVICES 
The interconnection of the memory and the MOS devices involves both 
electrical and mechanical interfaces. 
The two major areas of electrical interfacing is the Word Driver and the 
Sense Amplifier. The MOS word driver circuit has the responsibility of 
generating current pulses of relatively large magnitude (200 to 400 ma) 
and with fast r i s e  t imes (typically 50 nanoseconds). 
fier has the responsibility of detecting a very small  signal (typically 
5 millivolts) which occurs simultaneously with noise in the range of 50 to 
200 millivolts and amplifying it to the voltage level required of the logic 
circuitry. These two functions can be accomplished with MOS transis tors  
a s  wil l  be shown in this section of the report. 
The MOS sense ampli- 
The mechanical interface involves the reduction of interconnections and 
the reduction of the intermetallic interfaces present in the remaining 
interconnections. These are discussed in Sections 7 and 8. 
6 . 1  MOS WORD DRIVER 
The limitations of the MOS transistor a s  a high current switching device 
can be analyzed in t e rms  of its geometry and its operating parameters. 
Any device used as a word driver must be capable of supplying a pulse 
of 200 to 400 ma of current with a rise time or  fall time of 50 nanoseconds, 
since the readout of an NDRO plated wire memory element occurs during 
both the rise and fall time of the word current pulse. The output can be 
sampled at either time. The magnitude of the output is a direct function 
of rise time or fall time which is about 50 nanoseconds for a reasonable 
output. The word driver device considered during this phase of the pro- 
gram is an enhancement type P channel MOS transistor.  
The MOS transistor parameters which have the greatest  effect on the 
word driver performance a r e  a s  follows: 
Drain current: ID 
0 Input capacitance: Ci 
0 Drain-to-Source "On" resistance: Ron 
15 
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0 Power  dissipation 
0 Device Size (area) 
0 Breakdown voltages. 
The drain current must be of the magnitude of 200 to 400 ma to drive a 
plated wire memory element. It is desirable to keep the input capaci- 
tance a s  low as possible in order to obtain the fastest possible rise or 
fall time of the gate-to-source input voltage. 
contributes to the 12 R losses, current regulator requirements, and 
switching speeds. 
device breakdown voltages. The device size and power dissipation dic- 
tates how many of these devices can be contained in a single integrated 
circuit chip. 
The drain "On" resistance 
The maximum operating voltages a r e  limited by 
Drain Current 
The equation for the drain current capability of a MOS transistor is 
given by Sah (2) as: 
where : 
2 is the surface mobility of holes in cm /volt-second. 
pP 
cG 
is the gate to channel capacitance in farads. 
L is the gate length (separation of drain and source) in cm. 
VGs is the input gate-to-source voltage in volts. 
is the turn-on threshold of an enhancement type MOS transistor 
i n  volts. vT 
is the drain-to-source voltage in volts. 'DS 
The gate capacitance, CG is the parallel plate capacitance of the gate 
electrode and the channel and is given as: 
r L W  E: 
CG = 0.08842 P f 
tox 
16 
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where: 
er is the relative dielectric constant of the oxide 
L is the gate length: cm 
W is the gate width: cm 
is the oxide thickness: cm 
Substituting for CG, Equation 1 becomes: - 
(3)  -12 p r - -  v~'] amperes  ID = 0.08842 x 10 E.r to, E [(vGS -v T ) V D S  2 
The properties up, 
processing techniques used in manufacturing the MOS transistors.  
Surface mobility, p,  is a function of the conditions existing at  the silicon 
surface and within the gate oxide, which a r e  very hard to predict and 
control. ( 3 J  4,59 6) - 
to,, and L a re  limited by the materials and 
The cited references (2 through 6) i p c a t e  that the surface mobility of 
cm holes can vary from 94 to 204 volt-sec and the surface mobility of 
. Therefore, an N channel electrons can vary from 200 to  500 volt-sec 
MOS transistor with similar geometry should be able to handle approxi- 
mately twice the drain current. 
cm' 
The dielectric constant of the gate insulator is fixed as a result  of the 
use of silicon dioxide which has  a dielectric constant of approximately$. 0. 
Present  processes  use  an oxide thickness, to,, of approximately 1000 A ,  
in order  to obtain theoretical breakdown voltages up to 100 volts. 
finished oxide surface is highly irregular, with many small  a r eas  which 
are considerably l e s s  than the desired 1000 A thickness. These are the 
areas that limit the maximum usable gate voltage. This will also allow 
an increase in device drain current. 
The 
The gate length, L, of available devices is nominally 5 microns. This is 
an optimum value in keeping with present photolithographic techniques. 
Without pushing the state of the a r t  gate lengths of 3 microns can be pro- 
duced, and future processes should reduce this to 2 microns. 
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The gate-to-source threshold voltage, VT, is not an inherent property of 
the basic material from which the MOS transistor is constructed, a s  is the 
case of the bipolar transistor. The bipolar base emitter threshold voltage 
is a function of the semiconductor material and doping. 
sistor threshold voltage is a function of the conditions existing at  the 
semiconductor surface and within the gate oxide. Since these conditions 
a r e  more a result of processing than material properties, the threshold 
voltage varies considerably from device to device (7). 
transistor w i l l  have a value of VT equal to 5 volts with a fl. 0 to f l .  5-volt 
tolerance. ) Therefore, the gate width, W, is by far  the most practical 
method used today to control the final current handling capability of the 
MOS transistor. 
The MOS tran- 
(A typical MOS 
The terminal characteristics of the optimum P channel word driver MOS 
transistor are:  
Drain to source voltage: -25 Vdc 
Gate to source voltage: -25 Vdc 
Gate to drain voltage: -25  Vdc 
Gate t o  source threshold voltage: -5 Vdc 
Gate to source capacitance: 8 pf 
Gate to drain capacitance: 5 pf 
Drain to source capacitance: 5 pf 
Drain to source "onf' resistance: 12  ohms 
This dictates a device with the following approximate geometrical 
dimensions: 
LGc = Length of channel = 2.0  microns 
= LDo = Length of entire overlap of gate metalization over 
source region = 2.0 microns 
Lso 
0 
= Thickness of gate oxide = 750 A 
= Width of gate (channel = 180 mi l s )  
GOX 
T 
WG 
Chip size: 15 mils x 15 mils 
18 
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A presently available P-channel MOS transistor capable of handling a 
maximum of 250 ma dc w a s  examined in order to become more familiar 
with the device geometry necessary to handle this magnitude of drain 
current. 
power dissipation being the limiting factor. ) 
(This device can handle current pulses in excess of 400 ma with 
The General Instrument Corp. MEM517A was  chosen for this purpose. 
The most important features of this device, other than the large value of 
drain current are: 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
Drain to source voltage: -30 Vdc 
Gate to source voltage: -25 Vdc 
Gate to drain voltage: -25  Vdc 
Gate to source capacitance: 16 pf 
Gate to drain capacitance: 10 pf 
Drain to source capacitance: 10 pf 
Drain to source "on" resistance: 30 ohms 
Gate length: 0 . 4 5  mil 
Gate width: 180 mils 
Chip size: 45 mils x 45 mils 
Input Capacitance. 
with the driving source impedance determine, to  a great extent, the maxi- 
mum switching speed of the drain current. 
The input capacitance of a MOS transistor, together 
A s  discussed in the previous paragraphs, a MOS transistor capable of 
handling the required word current wi l l  have a very wide gate region which 
resu l t s  in a large value of input capacitance (15 to 25 pf). The input capa- 
citance consists of the active gate capacitance, the drain and source over- 
lap capacitances, and the stray capacitance associated with the gate metali- 
zation which extends out over the body where external contact to the chip 
is made. 
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The sum of these capacitances is given as: 
total input capacitance 
active gate capacitance (between gate and channel) 
capacitance between the source and that part  of the gate 
electrode which overlaps the source region. 
Capacitance between the drain and that part  of the gate 
electrode which overlaps the drain region. 
(A- l)CGD = Miller feedback capacitance 
= capacitance between that part  of the gate electrode which 
extends out over the silicon body (substrate) and provides 
the bonding area for the external connection. 
‘GB 
The locations of these capacitive elements within the silicon chip a r e  
shown i n  Figure 8.  
which is approximately equal to Ci of Equation 4, including the Mil ler  
effect. 
gain is normally very low, hence the Miller effect becomes negligible. 
A MEM517A was  cross-sectioned to determine i t s  geometrical dimensions. 
A schematic diagram of the device cross-section is shown in Figure 9. 
The dimension designations and the measured values are:  
The input capacitance measures approximately 25  pf 
In current mode applications such as the word driver, the voltage 
= Length of gate metalization = 12. 5 micron = 9.5 mils 
= Length of gate oxide = 7 . 5  microns = 0.3 mil 
= Length of channel = 3 . 5  microns = 0.14 mil 
L~~ 
Lox 
LSGl = L ~ ~ i  
LGC 
= Length of lateral  diffusion of source and drain 
respectively under gate oxide = 2 microns = 0.08 mil 
= Length of overlap of gate metalization over source - 
oxide and drain oxide respectively = 2.5 micron 
= 0. 1 mil 
LSG2 - LDG2 
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I 
I 
I 
= Length of entire overlap of gate metalization over - 
SG1 + LSG2 - LDo source and drain regions respectively ( L  
Lso 
and LDGl + LDG2) = 4 . 5  microns = 0.18 mil. 
0 
= Thickness of gate oxide = 1000 A = 0.004 mil 
TGOX 
0 
= Thickness of source oxide = 1000 A = 0.004 mil TSox 
0 
= Thickness of drain oxide = 1000 A = 0 . 0 0 4  mil 
TDOX 
From these measurements, the capacitive elements w e r e  calculated and 
are :  
= Gate to channel capacitance = 5 . 7  pf 
= Gate to  source overlap capacitance = 7 . 2  pf 
= Gate to drain overlap capacitance = 7 . 2  pf 
‘GC 
‘GS 
‘GD 
= 2 0 . 1  pf C i n  = ‘GC + ‘GS + ‘GD 
This value of Cin does not include the capacitance contributed by the gate 
protection zener. 
total input capacitance compares favorably with the measured value 
( 2 5 . 5  pf). 
CGC,  only a small par t  of the total  input capacitance contributes to drain 
current.  The remaining capacitances are parasit ic and degrading to 
circuit performance and should be minimized as much as practical. 
Tolerances associated with present day photolithographic techniques 
resul t  in  the large values of overlap capacitances. 
should reduce this considerably. 
Taking the zener capacitance into consideration, the 
Since drain current is a function of gate to channel capacitance, 
Future improvements 
The r i s e  and fall t imes of the word driver drain current a r e  a direct 
function of the input capacitance Ci and the driving source impedance. 
MOS transis tors  normally have negligible storage and delay times, 
therefore the drain current follows the voltage applied to the gate elec- 
trode. 
than the values of rD, rs, and rc, the equivalent circuit shown in 
Figure 10 can be reduced to a lumped capacitance Ci, as expressed by 
Equation 4. 
the MOS transistor can be represented by a simple RC network as shown 
Since the driving source impedance is normally much greater 
The composite equivalent circuit of the driving source and 
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i n  Figure 11. Once the word driver device characterist ics have been 
defined, the input capacitance becomes fixed. 
driving source impedance can now be determined. 
obtain a word current rise and/or fall time on the order of 50 nanosec 
with a single MEM517A requires a driving source impedance of: 
The maximum allowable 
For example, to 
- 50 nsec - 
Rgen 4 ci 
= 500 ohms 
50 - - 12 4 x 25x10 
* 
This information can be used to define the geometry of the MOS tran- 
sistor which drives the word driver device. 
Word Dr iver  Test Circuit. A word driver circuit was  implemented as 
shown in  Figure 12. The circuit was  used to drive an actual plated w i r e  
memory element. 
writing technique where a current is passed through the plated w i r e  in 
either of two directions. 
direction of current flow. The NDRO mode of reading was utilized and 
the resultant output voltage waveform and the word current is shown in 
Figure 13. The magnitude of 1, was  400 milliamps and w a s  controlled 
by adjusting the supply voltage VDD2. The output voltage was  approxi- 
mately 17 millivolts. 
10 millivolts under normal stack operating conditions where the stored 
bit becomes disturbed and the output signal becomes attenuated. 
large r i se  time of the word current (I,) was a resul t  of the RC time 
constant associated with the 2.0 k ohm res i s tor  and the input capacitance 
of the MEM517As. Since the ''on" resistance of the MEM520 is typically 
250 ohms, the capacitance discharges very rapidly, and a 50 nanosecond 
fall time of the word current is obtained. It is during this fast  fall time 
that the output of the plated w i r e  is sensed. This circuit i l lustrates the 
duty cycle problem inherent when only P channel devices a r e  used. In 
order to obtain the proper output voltage swing, the load res i s tor  must 
be at least 10 t imes as large a s  the 
device. 
The u s e  of complementary (N channel and P channel) enhancement mode 
MOS transistors allows a more efficient circuit to be mechanized as 
illustrated in Figure 14. 
order of 250 ohms, providing a short  RC time constant during both turn- 
on and turn-off of the word current t ransis tor .  
Information was  stored on the wi re  by use of a dc 
A "1" or  "0" is stored as a result  of the 
The value can be expected to be reduced to 8 to 
The 
1 1  on" resistance of the active MOS 
This resul ts  in a long RC time constant, hence a low duty cycle. 
The on resistance of both MOSTs is on the 
The word current pulse 
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and the output signal a r e  shown in Figure 15. 
complementary MOSTs allows the memory to operate at a fas ter  cycle 
time. The overall cycle time (including address and decoding logic) of a 
large memory may be reduced from about 8 to 10 microseconds to about 
2 to  4 microseconds. 
A s  can be seen the use of 
6.2 MOS SENSE AMPLIFIER 
The requirements of a circuit to  amplify the small, high frequency out- 
put of a plated wi re  memory stack into a usable logic level signal, can 
be summarized as follows: Each data signal is typically a few millivolts 
in amplitude and generally contains a fundamental of a t  least 20 MHz. 
The amplifier must be capable of rejecting large common mode signals 
both during and before signal time. 
pr ior  to  read-time" as a result of a preceding "write" or 
operation. Naturally, the circuit must recover from these input transients 
in  order to accept the next data output signal. Since the operating output 
signals from a memory sense line cannot be predicted on a repetitive 
basis, the amplifier requirements are more of a quasi-transient nature. 
The largest  transient signal occurs 
I' 1 '  store" 
A common, straightforward approach to the design of this circuit is a 
dc-coupled, differential amplifier. This approach minimizes the number 
of associated discrete components, thus resulting in minimum inter- 
connects and package size. 
a lso improves the recovery characteristics of the circuit. 
ment is simply a resul t  of the much lower inter-stage RC time constant. 
As usual, however, a trade-off between this advantage and the dc offset 
problem must be considered. 
linear region characterist ics of the individual stage devices, i. e., in  
the case of the FET's the quiescent levels of the drains are important. 
Naturally, the offset of one stage will affect the operating point of the 
following stage. 
is minimized by matching devices; however, the remaining value is 
re fer red  to the input in order to  evaluate i t s  significance in the application. 
The worst  case memory stack output must be capable of overcoming the 
amplifier'  s input offset and provide enough signal to be amplified to the 
detector to the tr igger level. 
Direct coupling the stages of the amplifier 
This improve- 
Offset is a result  of differences in  the 
In all direct coupled differential amplifiers this problem 
Typical Amplifier Specifications: 
Operating temperature range: -55°C to 125°C 
Voltage supply tolerance: f5 percent 
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Voltage gain: 6000 to 8000 volts/volt 
Operating frequency range: 0 to 20 mHz 
Common mode rejection ratio: 1000 : 1 (to 1V) 
Common modefrequencyrange: 0 to 2 0  mHz 
Minimum input voltage range: 1 to 10 mv 
Offset (referred to input): 1 mv 
The most difficult specification to meet, using MOS devices, 
is the common mode rejection ratio. 
a balanced circuit such a s  a differential amplifier is required. In a 
differential amplifier the f i r s t  stage must provide the common mode 
rejection since differential signals a t  the output of the f i rs t  stage that 
a r e  caused by common mode input signals are indistinguishable f rom 
differential outputs caused by differential inputs. Therefore, the common 
mode rejection rat io  of a differential amplifier depends upon the symme- 
t ry  of the first stage of the differential amplifier. Fo r  the circuit shown 
in  Figure 16, i t  was  shown in the 5th monthly report  that the common 
mode rejection ratio is limited by 
To obtain common mode rejection, 
where I-( is the average voltage gain, dp is the deviation of p from the 
average in each side. 
change in voltage gain must be less  than 
For a common mode rejection ratio of 1 ,000 the 
1+c1 
1,000 
The p is usually less  than 30 so that 
24 
NAS8-20594 
Obtaining a three percent match in voltage gain is unrealistic at the present 
t ime especially with an integrated MOST circuit. Other unbalances in c i r -  
cuit parameters will also decrease the common mode rejection ratio so 
that a slightly tighter specification on p would be required in an actual 
circuit. 
Another factor which affects the design is the bandwidth. 
transistor the maximum bandwidth is approximately. 
For an MOS 
where c d s  is the drain to source capacitance, c d g  iS  the drain to gate 
capacitance, Ci is the input capacitance to the next stage, and RL is the 
load resis tor .  The approximate gain that can be obtained with one stage 
is : 
The 
1 
+ c  f =  27rRL ['ds dg+"i] 
gain bandwidth product is 
g- 
111 GBW = Gf = 
Using typical values for Cdg, Cds, and Ci of 0.5, 1 .5  and 6 pf' s 
respectively gives 
10 
GBW = (g,) (2) 10 
For a bandwidth of 20 MHz 
0 
G =  gm x l o 3  
At  the present time the transconductance is between 5 and 10 millimhos 
for  the values of capacitance that were assumed. The gain per stage is 
between five and ten and RL E 1 K Sl. Thus at least four stages are 
required, and probably five will be necessary, to meet the gain 
requirements. 
The above considerations indicate that a differential amplifier meeting all  
the requirements listed is not feasible a t  the present time. 
effort in reducing the variations in the MOST parameters  could lead to a 
practical  differential type sense amplifier. 
Additional 
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An approach to a sense amplifier which appears to be more practical is 
shown in Figure 17. 
ratio is obtained with balum transformers.  
rejection in  this way permits the use of a single-ended amplifier. 
obtain a gain of 8000, five stages are needed. 
single- ended amplifier are:  
In this approach the desired common mode rejection 
Obtaining the common mode 
To 
Several features of the 
Biasing - an enhancement mode MOS transistor is easy to bias 
with a single drain to gate resistor.  
- Drift - MOS transistors a r e  noted for  high drift rates.  
the dc gain must be much less than the ac gain. 
available for reducing the dc gain: ac coupling, and dc feedback. 
AC coupling is shown in Figure 17  since dc feedback has the dis- 
advantage of requiring the feedback path to have a very low cutoff 
frequency. The low frequency break would occur a t  about 100 Hz. 
DC feedback around each stage is an alternative method that could 
be used, but i t  would require more pa r t s  that a r e  more difficult 
to integrate. 
Therefore, 
Two methods are 
Strobing - a five stage sense amplifier would present problems in 
strobing since each sense amplifier may have a different time delay. 
The strobe pulse must arr ive at the amplifier a t  the proper time to 
block the read noise and pass  the signal. 
Recovery - an ac  coupled sense amplifier requires  time to recover 
from large differential signals that occur during the write" mode. 
The recovery time depends upon the coupling capacitors and the 
saturation impedance levels. 
I t  
Assuming the gain and bandpass requirements could be met, the remaining 
general problem a reas  a r e  in inter stage coupling, frequency stability, 
and threshold drift. 
controlled, the amplifier would necessarily need to be RC coupled. 
previously mentioned, this coupling technique is undesirable where large 
input transients can be expected. With the use of a more stable gate 
insulation such a s  silicon nitride, the device' s drift  characterist ics may 
be more closely controlled. 
If the drift characterist ics cannot be more closely 
AS 
The gain-bandwidth (GBW) product may be increased by the optimization 
of the device geometry. The gain-bandwidth product is given a s  (8). 
gm 
GBW= 2 T C T  
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where: 
+ ‘DS 
for a single stage amplifier: CT - CDG 
for several cascaded stages: CT - CDG + CDs + CGs 
It can be shown that the GBW product is inversely proportional to the gate 
length. By reducing the gate length by a factor of 2; gm, and a s  a direct 
result, GBW will be increased by a factor of 2. Other factors which can 
be used to increase the GBW product are:  N channel transistors have a 
ca r r i e r  mobility factor a t  the surface which is greater than that of a P 
channel device by a t  least  a factor of 2; gate-to-source overlap capaci- 
tance can be minimized by the use of more accurate photolithographic 
techniques; the gate-to-drain capacitance (which is the familiar Miller 
feedback capacitance) can be minimized by using a depletion mode device 
which has  the gate electrode offset from the drain region; and drain to 
source junction capacitance can be minimized by the reduction of the 
drain surface area.  The implementation of all these factors tend to 
indicate that the GBW of a multistage MOS transistor amplifier could be 
increased by a factor of 2 to 5. 
with the following parameters:  
This should provide an N channel device 
Breakdown voltages: 30 Vdc minimum 
g, transconductance: 12,000 pmhos 
drain to gate capacitance: 0.1 pf 
‘DGJ 
%S , drain to source capacitance: 0.8 pf 
gate to source capacitance: 3.4 pf ‘ GS’ 
GBW, gain bandwidth product: 450 mc 
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SOURCE GATE O R A  IN 
b 
BODY 
FIGURE 8. CROSS-SECTIONAL SCHEMATIC DIAGRAM OF A 
MOS TRANSISTOR CHIP SHOWING THE LOCATION 
OF CAPACITIVE AND RESISTIVE E L E M E N T S  
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~ 0 7 6 6 -  2 8 9 A 
DRAIN SOURCE GATE M E T A L I Z A T I O N  
LGM - LENGTH OF GATE METALIZATION.  
Lox - LENGTH OF GATE OXIDE. 
LS6, - LENGTH OF LATERAL D I F F U S I O N  OF SOURCE UNDER GATE OXIDE.  
$61 - LENGTH OF LATERAL D I F F U S I O N  OF D R A I N  UNDER GATE OXIDE. 
LSG2 - LENGTH OF OVERLAP OF GATE M f T A L l Z A T l D N  OVER SOURCE OXIDE. 
- LENGTH OF OVERLAP OF GATE M E T A L I Z A T I O N  OVER DRAIN OXIDE. 
L G c  - LENGTH OF CHANNEL. 
L s o  
L o o  
- LENGTH OF E N T I R E  OVERLAP OF GATE M E T A L I Z A T I O N  OVER SOURCE REGION 
LENGTH OF E N T I R E  OVERLAP OF GATE M E T A L I Z A T I O N  OVER D R A I N  REGION - 
FIGURE 9. CROSS-SECTIONAL SCHEMATIC DIAGRAM OF 
GENERAL INSTRUMENT' S MEM517A SHOWING GATE 
METALIZATION OVERLAP OF SOURCE AND DRAIN . 
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CGO 
GATE 0- 
SOURCE 
1 0 8 8 - 2 0 8 A  
where: rGS = Gate-to-Source oxide leakage resistance 
CGs = Gate-to-Source capacitance (includes the capacitance 
contributed by the extension of the gate contact region 
and over the body). 
CG = True Gate-to-Channel capacitance 
rc = Channel resistance 
CGD = Gate-to-Drain overlap capacitance 
r = Dynamic drain resistance 
rs = Resistance of source region and ohmic contact 
rD = Resistance of drain region and ohmic contact 
CD = Drain-to-Body (or source) capacitance 
d 
FIGURE 10. EQUIVALENT CIRCUIT OF A MOS TRANSISTOR 
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1 
v 
,G I 
FIGURE 11. COMPOSITIVE EQUIVALENT CIRCUIT O F  A HIGH 
CURRENT MOS TRANSISTOR AND ITS DRIVING SOURCE 
IMPEDANCE USED TO DETERMINE OUTPUT 
CURRENT RISE AND FALL TIMES 
I I 
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WORD L I N E  OF 
PLATED WIRE 
MEMORY ELEMElT 
MEM 517A 
PULSE 
6 EWER AT OR 
- -  -  - 
_j 
FIGURE 12. SCHEMATIC DIAGRAM O F  MOS TEST CIRCUIT USED 
TO DRIVE THE PLATED WIRE MEMORY ELEMENT 
vou t 
1 ,  
2 0 m v  
IOBV 
0 
-200na  
- 4 0 0 m a  
_I) 50 I S E C / O I V I S I O W  
FIGURE 13. PHOTOGRAPH O F  WORD CURRENT WAVEFORM AND 
SENSE VOLTAGE WAVEFORM OBTAINED WITH THE 
ABOVE CIRCUIT 
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FIGURE 14. SCHEMATIC DIAGRAM OF COMPLEMENTARY 
MOS TRANSISTOR WORD DRIVER 
+ 50 NSEC/DIVISION 
FIGURE 15. PHOTOGRAPH O F  WORD CURRENT WAVEFORM 
AND SENSE VOLTAGE WAVEFORM OBTAINED 
WITH THE ABOVE CIRCUIT 
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FIGURE 16. MOST D I F F E R E N T I A L  A M P L I F I E R  
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7.0  INTERCONNECTION OF MOST LSIs AND PLATED WIRE 
Once the interconnection system has been solved at  the LSI chip level, 
it becomes desirable to provide a compatible system of external inter- 
connections so that circuit continuity is provided with a minimization of 
metallic interfaces. 
more detail in Section 8. 
compatible with an  all-aluminum interconnection system. 
The LSI interconnection system is discussed in 
The technique presently being developed is 
Honeywell has developed a technique for depositing aluminum on a poly- 
imide, 
RADC development contracts) has proven the feasibility of using vapor- 
deposited aluminum conductors on a supporting polyimide film to perform 
this interconnection. 
except it can withstand all process temperatures encountered in integrated 
circuit assembly. 
of integrated circuits is shown schematically in Figure 18. 
1 1  H", film? This development (partially funded by NADC and 
Polyimide film is similar to Mylar in properties 
The application of this technique to the interconnection 
Briefly 
stated, 
1. 
2. 
3. 
4. 
5. 
6. 
the process is: 
Evaporate the conductor onto the film. 
Photoetch the desired interconnect pattern into the conductor 
metal in a manner analogous to making flexible printed circuits. 
Bond the aluminum conductors on the film to the contact pads on 
the  chip using thermo- compression o r  ultrasonic bonding. 
Electrically test  the chipllead film assembly. 
Package completed assembly. 
Assemble the packaged circuits onto the anodized printed 
wiring board (PWB) and attach the lead film conductors to the 
pads on the substrate. 
The use of a polyimide film as a lead support material  is discussed in 
Section 8. 
* Manufactured by DuPont under the trade name of KAPTON. 
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PR 
CONPLETED FI’ 
D GLASS-PASSIVATED 
LICON CHIP 
ENCAPSULATE SI L I CON CHIP 
ASSEMBLY BONDED 
AND SOLDERED TO 
PRINTED CIRCUIT BOARD I N T E D  WIRIN6 BOARD 
I 
FIGURE 18. MONOMETALLIC INTERCONNECTION TECHNIQUE 
FOR T H E  ELIMINATION O F  CONDUCTOR INTERFACES 
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Advantages of Film-Supported Leads - The principal advantages of this 
technique are: 
1. Elimination of flying leads gives support to leads. 
2. Prepositioning of leads, eliminating alignment of each 
individual lead. 
3. Testing before assembly is packaged wil l  substantially reduce 
cost by eliminating rejects after packa.ging. 
4. Several chips can be attached to the lead film with intercon- 
nections provided between chips as well  a s  for external 
connections. Circuit crossovers a r e  the major limitation 
on the number of chips that can be attached within a single 
package. 
5. The film supported leads along with an anodized aluminum 
printed wiring board provide a completely monometallic 
interconnection system. 
A plated wire memory plane can be assembled in the same manner as 
shown in Figure 18. Sufficient space may be allotted on the printed 
wiring board for the placement of the plated wires and word straps.  
the LSIs required for the operation of a single plane can be mounted 
alongside the memory devices. 
vided by thin film aluminum conductors which have been deposited on 
the anodized surface of the aluminum plate. 
memory wires and word s t raps  with a thin film of aluminum, an aluminum- 
to-aluminum bond can be made between the memory wires and the PWB. 
Therefore the interconnections between the MOST LSIs and the memory 
w i r e s  is performed by a system completely f ree  of bimetallic interfaces. 
A l l  
The interconnection of the LSIs is pro- 
By plating the ends of the 
8.0 TOTAL REDUCTION OF INTERFACES AND INTERFACE 
CONNECTIONS 
The reduction of interfaces within the memory system envolves all. of 
the following areas: 
1. The circuit organization and layout 
2. The interconnection of MOS devices within a single chip 
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3. The circuit package 
4. The interconnection of MOS circuitry and the plated wire 
stack. 
The first three a reas  a r e  discussed in this section of the report  and the 
fourth a rea  is discussed in Section 7. 
8. 1 CIRCUIT ORGANIZATION AND LAYOUT 
The area allowing the most progress toward the reduction of interfaces 
is the circuit organization and chip layout. Each MOS chip should con- 
tain as much circuitry as practical, being limited only by power dissi- 
pation and/or pinouts. 
describe how interfaces and interconnections can be reduced at  the chip 
level. 
register,  decoding logic, word drivers, and clock circuits) for 1 6  words 
is shown schematically in Figures 1 9  and 20. 
can be expanded to 32 or 64 words by utilizing la rger  area chips. 
circuit is constructed entirely of P channel MOSTs, all contained within 
the same silicon chip. 
s e r i e s  logic and parallel logic. The series decoding logic is illustrated 
in Figure 1 9  where the four MOSTs associated with each address a r e  
connected in ser ies .  
Figure 2 0  where the four MOSTs are  connected in parallel. 
decoding has the advantage of requiring fewer  MOSTs and less chip area 
fo r  its implementation. 
The word driver selection circuitry is used to 
The complete address selection circuitry (including address 
The selection circuitry 
The 
The address decoding is mechanized with both 
The parallel decoding logic is illustrated in 
The series 
The four-stage address register has been included a s  part  of the selec- 
tion circuitry for two reasons: (1) the total number of conductors into 
the memory stack is reduced considerably and as a result the number of 
interfaces and interconnections is reduced, (2) the drive requirements 
imposed upon the address register a r e  reduced considerably. 
plane wil l  contain one of these modules for each 1 6  words and only one 
wire for each address bit wil l  be wired into the plane instead of one wire  
per  word, hence reducing interconnections considerably. An additional 
logic signal wil l  be required to select the proper module and this signal 
is coupled into the 
A memory 
1 1  Module Select/Read Pulse'' circuit. 
The decoding logic wil l  be relatively slow due to the high impedance of 
the MOSTs used (the higher impedance MOSTs require less chip area), 
hence the turn-on time of the output word driver would be much greater 
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than the required 50 nanoseconds. 
is accomplished by the use of a high speed Read pulse which is gated 
with the decoding logic and the module select signal to  turn the word 
dr iver  off. 
The 50 nanosecond current fall time 
The f i rs t  approximation to the chip size for  a 16-word function is shown 
in Figure 21. 
respective circuit. It appears entirely feasible that the complete selec- 
tion circuitry could be contained on a chip 190 mils by 225 mils. 
chip of this size can be produced with reasonable yields in the not too 
distant future. 
should become practical within the next two years. 
Each small block indicates the a rea  required for the 
A 
The larger  a rea  chips required for 32 and 64 words 
The decoding logic was laid out into more detail as shown in  Figures 22 
and 23. The individual MOSTs are shown along with the address signal 
lines. The layout is not drawn to scale and is used for illustration only. 
It can be seen that the decoding logic can be mechanized with no cross-  
overs, which reduces potential interfaces within the chip. 
8.2 REDUCTION OF MOST INTERFACES 
The advent of large scale integration (LSI) allows complete functions to 
be contained within a single chip. Chips containing 1, 000 to 2,000 logic 
type MOS devices become feasible. This reduces the number of inter- 
connections significantly. For example, consider the selection circuitry 
for 1 6  words shown in Figure 19.  To implement this with normal integrated 
circuits would require approximately 23 flat-packs of 14 leads each. 
Fabrication of the complete circuit within a single chip reduces the num- 
ber  of external leads from 182  (for the 23 flat-packs) to 30 for the LSI 
version, which amounts to a reduction of approximately 85 percent. 
Increasing the complexity from 16 words to  32 words would allow a n  
even greater reduction. The intraconnections within a device of this 
complexity is accomplished by a combination of: 
Common diffused drain and source regions. 
Diffused crossovers (crossunders o r  tunnels). 
Multilayer interconnections on the passivated surface of the chip. 
These a r e  discussed in the following paragraphs. 
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Common Diffused Regions. 
be interconnected by a common diffused region. 
The MOSTs within the same logic gate may 
This is illustrated in 
Figure 24a where the drain of Q4 and the source of Q3 are  contained 
within the same diffused region. 
of Q3 and Q2 and the drain and source of Q2 and Q1. 
compares the number of metal-to-silicon interfaces contained in a MOST' 
integrated circuit chip to that of a s imilar  bipolar chip (Figure 24b). 
There a r e  three metal-to-silicon interfaces in the MOST chip and 18 in 
the bipolar chip. T h i s  i s  a significant reduction. 
This is also t rue of the drain and source 
This same figure 
1 1  Diffused Crossovers. These are sometimes referred to as crossunders" 
or  "tunnels". In even the simplest integrated circuit i t  i s  not always 
possible to eliminate crossovers. 
centration diffused region as illustrated in Figure 25. 
i n  the chip during the source and drain diffusion. 
opened over the left-hand and right-hand sides of the P region in the 
Si02. Circuit continuity for conductor a is provided by the diffused 
P region, hence a Iltunnelll is formed. 
region as shown and the insulation between 
thin layer of SiO2. 
This can be provided by a high con- 
Two conductors, 
1 1  I 1  a and "b" must c ros s  each other. A P-type isolated region i s  diffused 
Contact windows a r e  
1 1  1 1  
Conductor "b" C I Y ~ S S C S  o v e ~ '  the 1' 
1 1  1 1  a and "b" is provided hy n 
The disadvantages of the diffused crossover a re  increased se r i e s  res is t -  
ance and increased s t ray capacitance. The sheet resistance of a typical 
source and drain diffusion varies from approximately 100 to 200 ohms 
per  square. This can be reduced to less than 10 ohms per square by an 
additional P+ diffusion step. 
junction capacitance between the P region and the N type substrate. 
of these components tend to reduce circuit speed and increase power 
dissipation. 
The s t r ay  capacitance is contributed by the 
Both 
Multilayer Interconnections. 
all crossovers cannot be made with the above techniques. More than a 
single layer of crossovers is required. The interconnections within an 
LSI a r e  comparable to those of present day multilayer boards. It then 
becomes necessary to develop a microminiature version of multilayer 
interconnections which can be deposited on the semiconductor surface 
and made an integral part  of the completed circuit. 
highly compatible system of metals and insulators. 
A s  the circuit complexity of the chip increases 
This required a 
. 
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FIGURE 25. CROSS-SECTION OF A SILICON MOST CHIP 
SHOWING THE DIFFUSED CROSSOVER TECHNIQUE 
The problems associated with utilizing the bimetallic system of gold and 
aluminum in the interconnection and packaging of t ransis tors  and inte- 
grated circuits has compelled the industry to develop monometallic 
systems. A monometallic system becomes even more desirable in the 
development of multiple layers of conductors on the surface of the silicon 
chip. The two most practical monometallic systems are all-aluminum 
and all-gold. 
Both of these systems are presently being successfully used by the semi- 
conductor industry in  the fabrication of t ransis tors  and integrated circuits. 
The following paragraphs discuss some of the properties of the above 
systems and some of the methods for providing insulation between con- 
ductor layers. 
Aluminum has the advantages of adhering well to silicon and silicon 
dioxide. It is easily evaporated to form a wide range of layer thicknesses; 
i t  is a good electrical conductor. It is easily etched with conventional 
photoresist techniques. It can be bonded by either wedge thermocompres- 
Aluminum also has some shortcomings. A thin layer  of oxide rapidly 
forms on the surface of the aluminum conductor and this requires the 
bonding process to be very precisely established and controlled to obtain 
strong bonds between the aluminum film and the aluminum wire. Alum- 
inum requires a completely hermetically sealed package since continued 
exposure to air, moisture, and other contaminants causes a gradual 
deterioration of the bonds and thin film conductors. 
silicon dioxide surface to create inversion layers  in the underlying 
silicon which could be a problem in MOS devices. 
Si02 layer can normally be made thick enough so that the inversion 
effects a r e  negligible. 
sion bonding o r  ultrasonic bonding, and is fairly corrosion resistant. ( 9) 
It reacts with the 
(The thickness of the 
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Gold has the advantages of being completely corrosion resistant, it is 
easily bonded by thermocompression techniques; it is easily evaporated 
Gold, too, has its shortcomings. It does not adhere well  to Si02 and it 
reacts  with silicon a t  the eutectic temperature of 370OC. 
problems make it necessary to have an underlying metal  layer between 
the gold and/or silicon and silicon dioxide. Molybdenum and chromium 
are the two most practical choices. Either one forms a compatible sys- 
tem with gold and silicon. The gold system, using molybdenum as the 
underlying metal, is fabricated as follows. Molybdenum is deposited on 
the semiconductor surface by either electron beam evaporation or 
sputtering. 
openings have been opened in the silicon dioxide. 
over the surface, making good contact with the previous layer of molyb- 
denum. 
photoresist techniques and a two step etching process. 
or sputtered, it is a good electrical conductor; and it is easily etched. (9) 
These two 
Contact to the silicon is provided in those areas where 
Gold is next evaporated 
The interconnection pattern is formed by using conventional 
The gold interconnect system is presently being pursued for use in LSI 
circuitry requiring more than a single layer of conductors. 
Types of insulating layers  investigated and being pursued consist of both 
organic and inorganic materials. 
lead monoxide, and silicon monoxide.* 
Specifically, they are photoresist, 
A limited amount of work was performed to determine the feasibility of 
using photoresist as an  insulting medium. A three to  four micron film 
of KTFR was  applied to a standard metallized wafer and exposed without 
a mask. The coated wafer was vacuum baked at 250°C and then 20,000 A 
of aluminum was evaporated over the surface. The completed wafer was 
s tored at  high temperature to determine if the photoresist would provide 
insulation between thz aluminum layer on top and the metallized devices 
below. After three days at 300" C, the insulation was still good. The 
temperature was increased to  325"C, and at the end of 13 days short  
circuits began to appear as a result of the decomposition of the photo- 
resist. 
fo r  insulation a r e  probably feasible at lower temperatures and thicker 
insulating films. 
The results indicate that multilayer conductors using photoresists 
The effort  to  use lead monoxide (PM)) as the insulating medium was 
terminated because all of the etchants used to etch the aluminum conductors 
a lso attacked the Pbo. Aluminum conductors were  used in the above 
investigation because the process for the gold interconnection system 
has not been completely established. 
* This  effort was supported by funds available under a separate contract. 
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The present multilayer interconnection system being developed consists 
of S i0  as the insulating medium and gold as the conductors with chromium 
or molybdenum as the underlying metal. The development is in such an 
ear ly  stage t 
apparent 
no conclusive results a r e  available, but there a r e  no 
s that the system cannot be perfected. 
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8.3 AN INTERFACE-FREE PACKAGING CONCEPT 
Introduction 
A concept for  the reduction of interface connections has been conceived 
and investigated. 
integrated circuit package (MICPAK) which will interconnect many dis- 
crete  integrated circuit elements on a single substrate without introducing 
undesirable interfaces normally found in more conventional packaging. * 
The concept was implemented in the form of a molecular 
In electronic circuit design, two dissimilar packaging interconnection 
problems a r e  evidenced by digital and analog circuits. In digital cir- 
cuitry the power requirements are usually low, but the quantity and 
complexity of interconnection systems can be very large. 
Analog circuitry, however, frequently dissipates relatively large amounts 
of power and presents problems in feedback and shielding, while having 
straightforward simple interconnection systems. 
In the MICPAK concept both of these areas are adequately considered. 
The substrate is designed with a built-in, low resistivity ground plane 
over which a r e  routed the electrical circuit conductors formed by con- 
ventional photoetch techniques used in the semiconductor industry. This 
approach provides a comparable technology at the subsystem level to that 
previously provided at the device components level. 
inductance, capacitance to  ground, resistance, etc., can be optimized 
for  each specific conductor in the circuit. 
The conductor lead 
The material  used for the substrate is a high density magnesium oxide 
which has a layer of metal fused to it t o  form a ground plane and input/ 
output termination pads. Over this metal film is deposited a dielectric 
film of silicon monoxide which serves  to insulate the subsequent inter- 
connection plane from the ground plane. 
Processing of the various planes involved is accomplished by means of 
photoetching techniques similar to  those of the semiconductor industry. 
A layout is made from which a graphic art drawing is cut to a high degree 
of precision. This graphic art work is made 50 to 100 t imes scale and 
reduced to  photo emulsion on a glass plate. 
the substrate, S i0  and conductor layout drawings. The conductor plane 
Figures 26 through 28 show 
* A large  par t  of this effort was supported by the NAVAL AIR DEVELOP- 
MENT CENTER under contract number N62269-3118. 
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is produced by evaporation of a metal film over the S i0  which is then 
etched to the required configuration. Where connection to the ground 
plane is required the Si0 will  have previously been etched to produce a 
window, when the conductor film is evaporated over the Si0 the windows 
will provide electrical connection from the circuit path to the ground 
plane. Reliability of this connection is assured by alloying the two metals 
at an elevated temperature. 
The integrated circuit dice a re  mounted in the channels provided by the 
substrate. 
sectional view of the mounted dice is illustrated in Figure 29. 
feasibility package containing an 8-stage binary counter is shown in 
Figure 30. 
The substrate channels a re  shown in Figure 26 and a cross-  
A 
Interconnection Interfaces 
A significant failure mode in microcircuitry has been the connection 
interface between the circuit path and the interconnection lead o r  con- 
ductor. Although basic to  electronic equipment fabrication, it is not 
always recognized that a typical solder connection (Figure 31 shows 
lead to  printed circuit board conductor) has an interface between the 
conductor and the solder, and another between the solder and the 
component lead. In Figure 32 (which shows an actual photograph of an 
eyeleted pc board) there a r e  interfaces between the conductor to solder 
to eyelet to solder to component lead. Since each interface constitutes 
a connection, it is the number of interfaces which affect the reliability. 
The considerable reliability improvement which has resulted from the 
introduction of welded interconnection techniques is due in large measures  
to  the reduction in the number of interfaces. 
of a gold plated dumet wire and a nickel ribbon. Although a satisfactory 
joint was made, an interface can be seen completely across  the junction 
and is typical for this type of interconnection technique. 
compression bonding, another microattachment technique, has character- 
i s t ics  similar to those of the welded technique a s  shown in Figure 34. 
The number and type of interfaces determines the reliability. 
Figure 33 shows the weld 
Thermal 
A single NAND circuit w a s  analyzed for various interface connection 
techniques. Fo r  the soldered techniques, 130 interfaces existed; for the 
welded techniques, 94 interfaces; and for an integrated circuit device 
with thermal compression bonds, 14 interfaces were required to provide 
connection to associated circuitry. 
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Int raconnections I 
In the development of semiconductor technology, a new term, intra- 
connections, describes a process of connection of two o r  more points o r  
elements in a circuit in such a manner that the separate connection ele- 
ments a r e  diffused with NO INTERFACE o r  change in material composition. l 
The application of intraconnection techniques to subsystem packages 
accommodating a variety of separate circuit devices o r  functions would 
result in ultra- reliability previously available only within the single inte - 
grated circuit device itself. 
producing a highly localized diffusion of the metal film used as the lead 
wire to the circuit film on the device a s  substate. 
diffusion bonding process is to cause the two individual conductor materials 
to become homogeneous, that is, to become a single monometallic, 
monolithic electrical conductor. 
controlled selective diffusion process resulting fro? a very prcsisely 
controlled cycle, using relatively thin films (5,000 A - 100,000 A). 
This approach w a s  pursued successfully by 
The object of the 
This can be achieved by means of a 
The conductor material used is a high purity aluminum that is coated onto 
a conductor support material. 
Figure 35 which shows a typical diffused joining of the two materials. 
Figure 35a shows an aluminum conductor on a silicon substrate, and also 
an aluminum conductor coated onto a conductor support. 
ductor lead is molecularly joined to the conductor on the substrate, the 
two materials (Figure 35b) diffuse with no detectable interface o r  compo- 
sition change. 
typical diffused junction produced at Honeywell by this method. No inter- 
face is detectable; the material support-lead aluminum coating and sub- 
strate conductor have fully diffused; and the lead-support material has 
also alloyed with the conductor lead. The result is a highly reliable and 
mechanically strong intraconnection. 
This is better understood by referring to 
When the con- 
Figure 36 is a microphoto of an actual sectioning of a 
Circuit Conductors 
The interconnection problem can be largely related to the problem of pro- 
viding simple reliable crossovers. 
paths occur on two planes. 
board with appropriate feedthroughs provide this; in some miniature 
packages a small wire jumper o r  flying lead provides the crossover. A l l  
of these techniques however require interface connections and additional 
processing steps. The circuit crossover is accomplished in MICPAK by 
conductors located in the substrate channels. 
A crossover requires that circuit 
In a printed circuit board the two sides of a 
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The channels in the substrate a re  pressed with the sides formed to a 45-  
degree angle. This configuration allows the circuitry to be formed con- 
tinuously both on the surface of the substrate and down into the channels. 
At each device lead connection the conductor terminates on the substrate 
at a termination pad. 
approaching the channel, dropping over the edge and coming back up at 
a suitable location. 
planes but a s  may be seen from a top view, from a fabrication viewpoint 
the circuit is produced in a single step operation with no requirement 
for an interface since the conductor is continuous. 
A crossover can therefore be effected by 
This way the circuit path actually occurs on two 
Int e rconne c t ion 'HI Plane C ircuit ry 
With the die located in a channel a gap exists between the circuitry 
terminal pads on the substrate and the terminal pads on the die. In 
practice this gap , is approximately 0.010-inch in width and since the 
conductor films a r e  so thin, requires that they be adequately supported 
over this area. 
alignment of the conductor circuitry to  the die terminations (1 6 termina- 
tions on a die only 30 x 35 mils are  possible), consideration of the 
thermal expansion characteristics, and diffusion bonding of the various 
conductors. The conductor support film consists of a polyimide film 
produced by DuPont called Kapton, or more frequently referred to a s  
"H" film. 
temperature properties. 
processing techniques to produce conductor circuitry which will  
precisely align with that of the circuit die terminations and also those 
of the substrate. 
bonding the various die conductors to  the "H" film, then mounting the 
H" film-die assembly and bonding film conductors to the substrate. 
This assembly is illustrated in Figure 29. 
in the coefficients of expansion of "H" film and the other materials, the 
yield strength of the material permits its use over the temperature 
range. 
The three major considerations a r e  those of adequate 
This material is noted for its inertness and stable high 
The film is metallized and subjected to photo- 
In general the assembly process consists of diffusion 
I 1  
Although there a r e  differences 
Diffusion Bondine- 
The technique utilized for forming the interface-free bond between the 
dice and the interconnecting conductors is illustrated in Figure 37. It 
involves placing the aluminum film side of the metallized H-film in 
contact with the metallized silicon chip o r  substrate and simultaneously 
applying heat and pressure. It is virtually the same as the classic 
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thermocompression bond. 
as follows: 
The control parameters were found to be 
Sub st rat e Tempe rat ure 360.C 
Bonding Tip Geometry 0. 004-inch diameter 
Bonding Time 10 to 15 seconds 
The only source of heat w a s  the substrate heater. 
Package Configuration 
A complex subsystem package configuration will  be defined primarily 
by: (a) the complexity of the circuit devices and therefore the inter- 
connection system, (b) the number of connections to the outside world 
(other subsystems orpackages outside of the package proper), (c) the 
a rea  required for the conductor circuitry itself (this includes void a reas  
between circuit conductors). 
relationship to each other. 
These three items form an optimized 
The complexity of the circuit device is related packaging-wise to the 
area of the device and the quantity of lead terminations to  the device. 
These lead terminations will be related to the leads required to go to the 
outside world and will frequently run to 50 o r  100 leads for a 1 by 3 / 4 -  
inch size substrate. A consideration of individual wires o r  lead ribbons 
placed serious handicaps on the construction, bonding, and yield of the 
package. 
par t  of the substrate package, providing electrical continuities through 
the hermetic seal and since the metal is fused to the ceramic substrate 
there  is no danger of the conductor lifting and allowing leakage of the 
package. 
These lead terminations have been made an integral 
A 70-lead package is illustrated in Figure 38. 
Future Circuit Packaging 
The interface -free techniques discussed above a r e  applicable to the 
packaging of Large Scale Integrated (LSI) circuits. LSIs are monolithic 
integrated circuits containing typically 100 to 200 logic gating functions. 
These monolithic chips can vary in size from 50 mils  in a side to 500 
mi ls  on a side. By utilizing diffusion bonding of aluminum to aluminum 
conductors deposited on "H" film complete LSIs can be packaged as 
shown in Figure 18. The illustration uses  a typical integrated 
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circuit but the same concept applies to LSIs with 50 to 100 pinouts. 
assembly process, briefly stated, is: 
The 
1. Evaporate the conductor onto the film. 
2. Photoetch the desired interconnect pattern into the conductor 
metal in a manner analogous to  making flexible printed circuits. 
3. Bond the aluminum conductors on the film to the contact pads 
on the chip using thermocompression o r  ultrasonic bonding. 
4. Electrically test  the chip/lead film assembly. 
5. Package completed assembly. 
6.  Assemble the packaged circuits onto the anodized printed 
wiring board (PWB) and attach the lead film conductors to the 
pads on the substrate. 
The film supported leads along with the anodized aluminum printed wiring 
board provides a completely interface-free interconnection system. 
The use of LSIs and film supported leads increases the reliability of the 
system considerably. 
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9.0 MANUFACTUR.ING COMPATIBILITY OF THE MAGNETIC WIRE 
AND THE MOS DEVICES 
The results of this contract have shown plated w i r e  memories with MOS 
electronics to be entirely feasible. Nowhere do the results indicate the 
existence of any manufacturing incompatibilities between the plated w i r e  
and the MOS devices. Instead, their  manufacturing methods indicate a 
very high degree of compatibility since each is produced by completely 
separate and isolated processes. 
are fabricated, tested, and assembled in their  own subassembly pr ior  
to being integrated into a working memory system. 
processes a r e  discussed briefly in the following paragraphs. 
Both the plated w i r e  and the MOS devices 
Each of the manufacturing 
9 . 1  MOS MANUFACTURING PROCESS 
The processes involved in the fabrication of N and P channel MOSTs, and 
MOSTs with bipolar t ransis tors  a r e  outlined briefly below. 
begins wi th  a simple single-type device and progresses to  a complex chip 
containing both N and P type MOSTs and isolated N P N  bipolar transistors.  
A l l  MOSTs a r e  considered to  be enhancement mode devices unless otherwise 
noted. 
The discussion 
The basic steps in the fabrication of MOS monolithic subsystems and 
conventional double-diffused integrated circuits are the same except that 
(1) the sequence of steps is repeated less often in the MOS technology; 
( 2 )  the growth of an epitaxial crystal  layer  is omitted in the MOS; and 
( 3 )  only one diffusion is required rather  than  four as in the conventional 
double-diffused process. 
P Channel MOST. 
Figure 39. 
The cross-section of a P channel MOST is shown in 
The N type start ing material is normally in the range of 
o a a n - 4 1 n m  
SOURCE G A T E  O R A l l  
I 
FIGURE 39. SKETCH OF P CHANNEL ENHANCEMENT 
MODE MOST CHIP 
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3 to 20 ohm-cm, and the drain and source is normally diffused to a surfaceo 
concentration of 1017 to  1020 atoms/cm3. The gate oxide is 1000 to 2000 A 
thick and the gate threshold voltage varies from - 3  to  -6 volts. 
voltage is difficult to predict accurately because it is a function of the 
charges present at the surface and within the body of the silicon material. 
These charges are a result of fixed impurity ions within the body, the 
abrupt termination of the silicon crystalline structure at the surface, and 
ions contained within the silicon dioxide above the channel region. 
process sequence for a P channel MOS device is described in the following 
paragraphs. 
The threshold 
The 
The process s tar ts  with an N-type silicon slice which is first oxidized to  
form a layer of silicon dioxide and then coated in a dark room with a photo- 
sensitive material. 
resolution mask. The portions not exposed are soluble and easily removed 
by a solvent rinse.  
the a reas  not protected by the film of photosensitive material. The w a f e r s  
are then placed in a special high-temperature furnace containing an 
atmosphere of gaseous boron (P-type impurity). 
into the surface of the silicon w a f e r  only where the oxide has been removed, 
forming the P-type source and drain. 
oxide protects the surrounding areas from the dopants. 
oxide is formed over the exposed silicon areas of the source and drain 
during the diffusion. 
This material is exposed to light through a high- 
An etch is used to dissolve the silicon dioxide from 
The boron impurity diffuses 
Even at elevated temperatures the 
A new layer of 
The desired oxide thickness in the gate region is obtained by removing 
part  of the oxide by the same masking and etching techniques. Portions of 
the source and drain are then exposed by masking and etching, and a layer 
of aluminum is deposited over the entire surface, contacting the exposed 
silicon at the source and drain. 
removed. Only the interconnection pattern, source and drain contacts, 
and gate metallization are left. 
The metal surface is then selectively 
Briefly, the process steps and the number of masks required in the 
fabrication of the P channel MOST are: 
1. Source and drain oxide removal (Mask No. 1). 
2. Source and drain diffusion. 
3. Ga te  oxide formation (Mask No. 2). 
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4. Source and drain contact oxide removal (Mask No. 3). 
5. Metallization (Mask No. 4). 
N Channel Enhancement Mode MOST. 
mode N channel MOSTs can be accomplished by either of two approaches: 
(1) the starting material is relatively low resistivity (0.2 to 0. 5 ohm-cm) 
and the source and drain a r e  diffused a s  shown in Figure 40; (2) the 
The fabrication of enhancement 
FIGURE 40. SKETCH OF N CHANNEL ENHANCEMENT 
MODE MOST CHIP USING P TYPE STARTING MATERIAL 
starting material is high resistivity (10 ohm-cm) N type with diffused P 
type isolation regions for location of the N channel MOSTs as shown in 
Figure 41. Both of these approaches provide a surface concentration in 
SOURCE 7 
o c . l J * - 4 3 o B  
r GATE r ORAIN 
1 
J J 
N N I 
I N I 
FIGURE 41. SKETCH OF N CHANNEL ENHANCEMENT MODE 
MOST CKtP USING N TYPE STARTING MATERIAL 
3 the P regions greater than 5 x 
the formation of undesirable inversion layers .  
f irst  approach (P type starting material) a r e :  
, which is necessary to prevent 
The process steps for the 
1. Source and drain oxide removal (Mask No. 1). 
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2. 
3.  Gate oxide formation (Mask No. 2). 
4. Source and drain contact oxide removal (Mask No. 3). 
5. Metallization (Mask No. 4). 
N type source and drain diffusion. 
The process steps for the second approach (N type starting material) are:  
1. Isolation region oxide removal (Mask No. 1). 
2. P type isolation diffusion. 
3. Source and drain oxide removal (Mask No. 2). 
4. 
5. Gate oxide formation (Mask No. 3). 
N type source and drain diffusion. 
6. Source and drain contact oxide removal (Mask No. 4). 
7. Metallization (Mask No. 5) .  
N Channel Depletion Mode MOST. 
channel MOSTs requires a P type surface concentration of < < 5 x lo1 6/ cm3. 
The fabrication of depletion mode N 
This allows the channel region to automatically invert to an N type surface, 
hence a depletion mode device is formed. 
a l so  invert, generating leakage paths between source and drain of the same 
device and between devices on the same chip. 
fabrication technique illustrated in  Figure 42. 
a surface concentration of greater  than 5 x is diffused around 
each source and drain to terminate any inversion layers  that may be 
formed. A P type concentration greater than 5 x 1016/cm is sufficient 
to prevent inversion of the surface to  N type. 
depletion mode N channel MOSTs is: 
The entire P type surface wil l  
This can be avoided by the 
Here a P+ guard band with 
3 
3 
The process for fabricating 
1. Guard band oxide removal (Mask No ,  1). 
2. P type guard band diffusion. 
3. Source and drain oxide removal (Mask No. 2). 
73 
NAS8-20594 
FIGURE 42. A D E P L E T I O N  MODE N CHANNEL MOST 
UTILIZING A P+ GUARD BAND F O R  CONTROLLING 
SURFACE INVERSION B E T W E E N  SOURCE AND DRAIN 
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N type source and drain diffusion. 
Gate oxide formation (Mask No. 3). 
Source and drain contact oxide removal (Mask No. 4). 
Metallization (Mask No. 5). 
P Channel MOST With Common Collector NPN.  
chip containing P channel MOSTs and common collector NPN bipolar 
transistors is shown in Figure 43. 
The cross-section of a 
Using N type starting material, the 
0 8 6 6  - 4 2 8  B 
S O U R C E  G A T E  
1 r 
P 
COLLECTOR 
FIGURE 43. SKETCH O F  P CHANNEL MOST AND BIPOLAR N P N  
TRANSISTOR (COMMON COLLECTOR) IN THE SAME CHIP 
process steps for the fabrication of this device are:  
1. 
2. 
3. 
4. 
5. 
6. 
7. 
Source, drain, and N P N  base oxide removal (Mask No. 1). 
P type source, drain, and N P N  base diffusion. 
N P N  emitter oxide removal (Mask No. 2). 
N+ emitter diffusion. 
Gate oxide formation (Mask No. 3). 
Contact oxide removal (Mask No. 4). 
Metallization (Mask No. 5). 
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P Channel MOST With NPN.  
bipolar transistors is illustrated by the chip cross  -section shown in 
Figure 44. 
A more versatile combination of MOSTs and 
Here each bipolar transistor contains i ts  own collector region. 
FIGURE 44. SKETCH OF ISOLATED P CHANNEL MOST AND 
N P N  BIPOLAR TRANSISTOR IN THE SAME CHIP 
Using P type starting material and all-diffusion techniques, the process 
steps for the fabrication of this device are: 
1. 
2. 
3. 
4. 
5. 
6. 
7. 
8. 
9. 
N P N  collector and MOST isolation region oxide removal (Mask 'No. 1). 
N type collector and MOST isolation diffusion. 
Source, drain, and N P N  base oxide removal (Mask No. 2). 
P type source, drain, and N P N  base diffusion. 
N P N  emitter oxide removal (Mask No. 3). 
N t  emitter diffusion. 
Gate oxide formation (Mask No. 4). 
Contact oxide removal (Mask No. 5 ) .  
Metallization (Mask No. 6). 
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Complementary MOSTs. 
within the same chip is illustrated by the cross-section shown in Figure 45. 
The integration of both N and P type MOSTs 
0 8 8 S . b I 8 B  
SOURCE 011111 
i I 1 1 
l. N N J L P J P J 
N 
FIGURE 45. SKETCH OF COMPLEMENTARY P CHANNEL AND 
N CHANNEL MOSTs IN THE SAME CHIP 
The desirability of complementary MOSTs is discussed in another section 
of this report. 
material and is: 
The simplest fabrication process uses N type starting 
1. 
2. 
3.  
4. 
5 .  
6. 
7.  
8. 
9. 
N channel isolation region oxide removal (Mask No. 1). 
P type isolation diffusion. 
P channel source and drain oxide removal (Mask No. 2). 
P type source and drain diffusion. 
N channel source and drain oxide removal (Mask No. 3). 
N type source and drain diffusion. 
Gate oxide formation (Mask No. 4). 
Contact oxide removal (Mask No. 5). 
Metallization (Mask No. 6 ) .  
The parameters  of each type of MOST can be improved at  the expense of 
additional process steps in the formation of the channels, gate oxide, and 
the metallization. 
operations. 
This would require at least  two additional masking 
7 7  
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Complementary MOSTs and Bipolar NPNs .  
mentary MOSTs and bipolar NPN transistors within the same silicon chip 
The fabrication of comple - 
can be accomplished by either of two approaches: 
Al l  diffused. 
Epitaxial diffused. 
The all-diffused approach is shown in Figure 46 .  This process can provide 
I P 
FIGURE 46.  SKETCH OF COMPLEMENTARY MOSTs AND 
N P N  BIPOLAR TRANSISTOR IN THE SAME CHIP 
functions with the capability of high operating speeds and low power dissi- 
pation. The process uses a P type substrate and the steps are: 
2. N type diffusion. 
3.  Oxide removal for N P N  base, N channel MOST isolation, and 
P channel source and drain (Mask No. 2). 
4. P type diffusion. 
5. Oxide removal for  N P N  emitter and N channel source and 
drain (Mask No. 3).  
6. N+ type diffusion. 
7. Gate oxide formation (Mask No. 4). 
8. Contact oxide removal (Mask  No. 5). 
9. Metallization (Mask No. 6). 
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The epitaxial diffused approach is shown in Figure 47. This approach 
I P 
FIGURE 4 7 .  SKETCH OF COMPLEMENTARY MOSTs AND 
A HIGH CURRENT N P N  BIPOLAR TRANSISTOR IN 
THE SAME CHIP CONSTRUCTED OF EPITAXIAL MATERIAL 
provides a function with the capability of higher operating speeds, lower 
power dissipation, and higher current N P N s  than the all-diffused approach. 
The process utilizes a P type substrate with an epitaxially grown N type 
layer. An N+ buried layer and a deep N+ diffusion is used to reduce the 
saturation resistance of the N P N .  
fabrication of this device are (starting with the P type substrate): 
The process steps required for the 
1. 
2.  
3. 
4. 
5. 
6. 
7. 
8. 
Remove oxide in N+ buried layer regions (Mask No. 1). 
Diffuse N+ buried layer. 
Grow N type epitaxial layer. 
Grow oxide over entire surface. 
Remove oxide fo r  isolation regions (Mask No. 2). 
P type isolation diffusion. 
Remove N P N  collector contact oxide (Mask No. 3). 
Deep N+ diffusion. 
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9. 
10. 
11. 
12. 
13. 
14. 
15. 
Remove oxide for  P channel source and drain, and N P N  base 
(Mask No. 4). 
P type source, drain, and N P N  base diffusion. 
Remove oxide for N channel source and drain, NPN emitter, 
and N P N  collector contacts (Mask No. 5). 
N+ type diffusion. 
Gate oxide formation (Mask No. 6). 
Contact oxide removal (Mask No. 7). 
Metallization (Mask No. 8). 
The parameters of each component can be improved at  the expense of addi- 
tional process steps in the formation of the channels, gate oxide, and the 
metallization. The fabrication of the above device presents a very diffi- 
cult task in the area of process control, but the end result is a very effi- 
cient circuit. 
The use of epitaxial material in the fabrication of any of the previous 
devices wil l  result in considerable improvement in device parameters.  
9 . 2  PLATED WIRE MANUFACTURING PROCESS 
A flow chart of a plated wire manufacturing process is shown in Figure 48. 
The steps listed show a representative process, which is only one of 
numerous processes which can be utilized. 
Florida magnetic wire plater is shown in Figure 49. 
A photograph of the Aero- 
The plating process begins with a spool of beryllium-copper (Be-Cu) wire.  
5 mils in diameter. 
step and is cut into definite lengths af ter  the final on-line anneal step. 
The w i r e  moves continuously through each process 
The wire  first goes through several surface conditioning and cleaning 
steps prior to receiving an electrodeposited film of pure copper. The 
w i r e  is now ready for the plating of the magnetic film. This is accom- 
plished by a Honeywell developed process which precisely controls the 
materials composition, rate of deposition, film thickness, and magnetic 
properties. 
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A 6 6  10- 40  
F I G U R E  49. MAGNETIC THIN F I L M  W I R E  P L A T E R  
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Within the plating system, provisions a r e  made for continuous testing of 
the magnetic properties. 
force), Hk (anistropy constant), dispersion, and skew. 
These tests include measurement of Hc (coercive 
Honeywell can also perform pulse tests for storing information, digit 
disturb, and nondestructive readout level in an on-line tes ter  which is part  
of the plating system. 
and initial test. 
Post deposition anneal is performed after plating 
An off-line tes ter ,  Figure 50, consists of high quality commercial 
laboratory equipment for pulse testing the wire  and selection of wire  which 
meets the necessary parameters to  satisfy the memory system require- 
ments such as creep, digit disturb levels and specified output voltage. 
Honeywell has developed a technique to measure the switching astroid of 
the plated wire. 
capability of the wire. 
perform the test. 
This test  is significant in determining the N D m  
Honeywell designed instrumentation is used to  
A test  facility, Figure 51, is available for measurement of He, Hk, skew 
and dispersion as a function of amount of stress and degree of twist. This 
tes t  is also utilized as a measurement of the composition of the magnetic 
alloy. 
An apparatus which facilitates the study of aging of plated wire has been 
developed by Honeywell. This equipment applies a temperature gradient 
to the wire for the purpose of accelerating any aging effects. 
information applicable to the anneal cycle which ass i s t s  in the prevention 
of aging problems in plated wire memory systems. 
This provides 
Upon completion of the off-line test  program, the plated wire is ready for 
assembly into a memory plane and further testing as a complete sub- 
assembly. 
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F I G U R E  50. P U L S E  TEST E Q U I P M E N T  
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F I G U R E  51. TORSIONAL STRAIN - SKEW E Q U I P M E N T  
85 
NAS8 -20594 
10.0 POWER AND SPEED REQUIREMENTS 
10.1 MEMORY CYCLE TIME 
The cycle time of an MOS plated wire memory is determined by the total 
time required to address a word and receive the stored information as a 
logic output. 
the sum of the following: clock pulse width (tcw), settling time of the 
address register (tad), delay time of the address decoding logic (tdl), 
r ise  time of word drive selection (tws), r i se  time of word current (twc), 
delay time of sense line (tsl), delay time of the sense amplifier (tsa) 
and settling time of the information register (tir). 
The total time for one complete memory cycle is equal to 
Hence 
t = t  + t  + t  + t  cy  cw ad + tdl w s  wc + ts l+ t sa+  tir 
The address decoding network shown in Figure 52 w i l l  be used in calculating 
the delay time. 
limited. 
MOSTs, Q1 through Q4, have a Ron of 2. 5K ohms. 
The delay time associated with MOS circuitry is RC 
The load MOST, Q5, has a Ron of 25Kohms while the gate 
The output capacitance of the decoding gate is expressed as:  
c = c  + c  + c  
o DS(1-4) im in-6 
where 
'DS( 1-4) 
im C 
in-6 C 
also, 
'DS 
im 
in 
C 
C 
is the sum of the drain to source capacitance of Q1 
through Q4 
is the interconnection metalization capacitance between 
the decoding gate and the input of Q6 
6 is the gate input capacitance of Q 
is a p-n junction capacitance of approximately 0.1 
pf/ mi12 
is a thick oxide capacitance of approximately 0. 03 pf/mil  2 
is primarily a thin oxide capacitance of approximately 
0. 25  pf/mi12 
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-vcc 
FIGURE 52. SCHEMATIC DIAGRAM O F  AN ADDRESS 
DECODING NETWORK 
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Using these values, C becomes 
0 
c = (2 .1  + 0.1 + 0. 2 )  pf = 2.4 pf 
0 
dl Assuming three time constants for turn off time of the decoding logic t becomes 
3 -12 = 3 R C = ( 3 )  (25 x 10 ) (2.4 x 10 ) 
= 180 nanoseconds 
tdl on o 
In a similar manner, the remaining delay times can be calculated. 
a 1, 000 word memory, the total cycle time for  READ ONLY becomes: 
F o r  
t = t  + t  + t  + t  + t  + t  + t  + t  cy c w  ad dl w s  wc sl s a  ir 
= [(500) + (800) + (180) + (300) + (50) + (10) + (100) + (6OO) ]  nanoseconds 
GZ 2. 6 microseconds 
A 1 , 0 2 4  word 26-bit memory operating in a READ ONLY mode at  a 2 . 6  
microsecond cycle time would have a total power dissipation of approxi- 
mately 45 watts. 
considerably by the use of complementary MOS devices. 
devices a re  discussed in the following paragraphs. 
Both cycle time and power dissipation can be improved 
Complementary 
10.2 COMPLEMENTARY MOST LOGIC CIRCUITS 
The most significant features of complementary MOST circuitry a re :  
Higher Switching Speeds 
Lower Power Dissipation. 
These can be discussed further by the examination of Figure 53. 
of a single type MOST, P channel in this case,  for  both the active device 
and the load res i s tor  is shown in 53a. 
channel MOSTs a r e  illustrated in 53b. 
The use 
Complementary P channel and N 
The operation of the inverter circuit in Figure 5Sa is as follows. 
input voltage swing is from near ground to a voltage near 
The 
When +DD. 
88 
NAS8 -2 05 94 
GRD 
'VDD 
4 
a. Inverter circuit using P channel MOSTs a s  both the active 
device and the load resistor.  
GRD 
'"DO 
v l N  1 
b. Inverter circuit using P channel MOST a s  the active device 
and an N channel MOST as  the load resistor.  
FIGURE 53 .  MOST INVERTER CIRCUIT CONSTRUCTED AS 
(a) SINGLE TYPE MOSTs (b) COMPLEMENTARY MOSTs 
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the input is near ground the VGS of Q2 is below its threshold and Q2 is 
off. 
magnitude of the threshold voltage of Q1: 
The output then is more positive than the supply voltage by the 
-k vT v = -VDD 0 
When the input is near the supply voltage, the threshold voltage of Q2 is 
exceeded and it is turned on. The output voltage becomes equal to: 
The manner in which Q1 is connected dictates that it is always turned on 
and, in this case, both Q1 and Q2 are on. The output voltage is a result 
of the resistor divider action of the l'onl' resistance of the two MOSTs. 
This means that the Ron of Q1 should be approximately equal to 10 x Ron 
of Q2 in order fo r  Vo to be near ground. The resulting switching time 
w i l l  be a function of the output Ron Co time constant during turn-on and 
turn-off of Q2. (Co 1s defined as the total output capacitance loading the 
inverter. ) The rise time during turn-off w i l l  be approximately ten times 
greater than the fall time during turn-on. The overall propagation delay 
resistance time through a logic network is therefore limited by the "on" 
of the load MOST. 
excessive a s  a consequence of both Q1 and Q2 being on at the same time. 
Power dissipation for a large network can become 
The use of complementary MOSTs as shown in Figure 53b solves both of 
the above problems. With an N channel MOST as the load and a P channel 
MOST as the active device, the inverter circuit operates as follows. 
the input voltage is near ground Q2 is off and Q1 is on. 
tance, Co, charges through the 
of Ronl Co. 
presents a very high resistance between the supply voltage and ground. 
The only current present is the leakage current  of the drain junction. Both 
Q1 and Q2 must be enhancement mode devices in order  for the input voltage 
to  turn one or  the other completely off. 
positive than its source and the gate of Q2 is always more negative than its 
source, hence only enhancement mode devices w i l l  provide the required 
turn-off action. 
as low as practical, hence the turn-on and turn-off t imes w i l l  be symmetrical. 
The total propagation delay time of a complete logic network w i l l  be approxi- 
mately an  order of magnitude less than for  the single type MOSTs discussed 
previously. 
dissipation is reduced to a minimum. 
When 
The output capaci- 
on'' resistance of Q1 with a time constant 
During quiescent conditions either Q1 or Q 2  is off, and this 
1 1  
The gate of Q1 is always more  
The 'lonl' resistance of Q1 and Q2 can be made equal and 
Since one of the MOSTs is normally off the stand-by power 
The total power dissipation becomes 
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a function of the repetition rate and the magnitude of Coy because most of 
the power is used in charging and discharging this capacitance. It can be 
shown that the total power dissipation is equal to: 
S 
2f + P - pd - '0 vDD 
Where Co if the total output capacitance, VDD is the supply voltage f is 
the repetition rate, and Ps is the standby power (Pd w a s  incorrectly given 
in the 5th report as Pd = 2 C, VDD2f + pS). 
function of clock rate is illustrated by the curve shown in Figure 54. This 
curve indicates that complementary MOS devices are ideal for spacecraft 
systems where clock rates vary considerably as a function of each phase 
of the mission. 
Power dissipation as a 
Therefore the use of complementary MOSTs for  logic circuits offers a 
significant increase in speed and a considerable reduction of power 
dissipation. The mechanization of both a NAND gate and a NOR gate is 
shown in Figure 55. 
In Section 6 complementary MOSTs were shown to  reduce the delay time 
through the word driver circuit from 300 nanoseconds to 100 nanoseconds. 
11.0 PROGRAM FOR THE NEXT PHASE 
The next phase of this contract consists of the fabrication and testing of 
the feasibility MOS-plated w i r e  memory. 
breadboard system using commercially available discrete MOS transistors. 
This w i l l  be a 1 6  word 2 bi t  
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FIGURE 54. COMPLEMENTARY MOST LOGIC POWER DISSIPATION AS 
A FUNCTION OF CLOCK RATE FOR A 1,000-CIRCUIT SYSTEM 
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(b) Complementary MOST NOR gate circuit and chip layout. 
FIGURE 55. COMPLEMENTARY N AND P CHANNEL MOST LOGIC MECHANIZATION 
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